21	HE:	FΤ	1	Ωf	٠ 1
. 71	7 E.	г. і			

			SHEET TOLL
Form PTO-1449 (Modified)	U.S. Department of Commerce	Atty. Docket No.	Serial No.
(0, 31)	Patent and Trademark Office	Intel/17880	10/747,764
3 4002 8 2 MUL		Applicants	
		Patel et al.	
INFORMATION DISCLOSUR		Filing Date	Group Art Unit
(Use State Mess if necessary	(קינו)	December 29, 2003	2189

		OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)
! RIE	C01	P6 Family of Processors: Hardware Developer's Manual, Intel Corporation, September 1998, 16 pages
RIE	C02	IS 32 Intel Architecture Software Developer's Manual, Volume 3: System Programing Guide, Intel Corporation, 2003, Chapter 2: System Architecture Overview, pp. 2.1-2.7
; R1E	C03	IS 32 Intel Architecture Software Developer's Manual, Volume 3: System Programing Guide, Intel Corporation, 2003, Chapter 3: Protected-Mode Memory Management, pp. 3.1-3.38
· RIE	C04	IA-32 Intel® Architecture Optimization: Reference Manual, Intel Corporation, 2003, Chapter 1: IA-32 Intel® Architecture Processor Family Overview, pp. 1.1-1-34
PLE	C05	IA-32 Intel® Architecture Software Developer's Manual, Volume 1: Basic Architecture, Intel Corporation, 2003, Chapter 3: Basic Execution Environment, pp. 3.1-3.17

**EXAMINER** DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.